

325 Twelfth p-MOS logic transistor
326 First n-MOS logic transistor
327 Second n-MOS logic transistor
328 Third n-MOS logic transistor
5 329 Fourth n-MOS logic transistor
330 Fifth n-MOS logic transistor
331 Sixth n-MOS logic transistor
332 Seventh n-MOS logic transistor
333 Eighth n-MOS logic transistor
10 334 Ninth n-MOS logic transistor
335 Tenth n-MOS logic transistor
336 Eleventh n-MOS logic transistor
337 Twelfth n-MOS logic transistor
338 First logic function input
15 339 Second logic function input
340 Third logic function input
341 Fourth logic function input
342 Third inverter circuit
343 Third n-MOS inverter transistor
20 344 Third p-MOS inverter transistor
350 First data signal input
351 Second data signal input
352 Node
400 Logic basic cell array
25 401a Third p-MOS logic transistor
401b Fourth p-MOS logic transistor
402a Third n-MOS logic transistor
402b Fourth n-MOS logic transistor
403 Node
30 404 Global node
410 p-MOS subcircuit
411 n-MOS subcircuit
412 First p-MOS logic basic cell
413 Second p-MOS logic basic cell
35 414 First n-MOS logic basic cell

415 Second n-MOS logic basic cell
500 Logic basic cell array
501 Evaluation field effect transistor
502 Precharge field effect transistor
5 503 Evaluation input
504 Precharge input
505 Global output
600 p-MOS partial path
601 First metallization plane
10 602 Second metallization plane
603 Via
604 Power via
610 n-MOS partial path